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ABSTRACT: This paper introduces a new mapping of geometrical transformation on the 
MorphoSys (M1) reconfigurable computing (RC) system. New mapping techniques for some linear 
algebraic functions are recalled. A new mapping for geometrical transformation operations is 
introduced and their performance on the M1 system is evaluated. The translation and scaling 
transformation addressed in this mapping employ some vector-vector and vector-scalar operations 
[6-7]. A performance analysis study of the M1 RC system is also presented to evaluate the efficiency 
of the algorithm execution. Numerical examples were simulated to validate our results, using the 
MorphoSys mULATE program, which emulates M1 operations.  
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1. INTRODUCTION 
Reconfigurable computing (RC) is becoming more popular and increasing research efforts 
are being invested in it [1]. It employs reconfigurable hardware and programmable processors. The 
application is mapped such that the workload is divided between the general-purpose processor 
(GPP) and the reconfigurable device. The use of RC paves the way for an increased speed over 
general-purpose processors and a wider functionality than application specific integrated circuits 
(ASICs). It is a good solution for applications requiring a wide range of functionality and speed at 
the same time [1]. RC systems represent a solution to the inflexibility of ASICs on the one end of the 
computing spectrum, and the inefficiency of GPPs on the other end of the spectrum. 
 
 
2. MORPHOSYS DESIGN 
One of the emerging RC systems includes the MorphoSys designed and implemented at the 
University of California, Irvine. It has the block diagram shown in Figure 1 [2]. It is composed of: 1) 
an array of reconfigurable cells called the RC array, 2) its configuration data memory called context 
memory, 3) a control processor (TinyRISC), 4) a data buffer called the frame buffer, and 5) a DMA 
controller [2]. 
 
 
Figure 1.   MorphoSys block diagram 
 
A program runs on MorphoSys in the following manner:  General-purpose operations are 
handled by the TinyRISC processor, while operations that have a certain degree of parallelism, 
regularity, or intensive computations are mapped to the RC array. The TinyRISC processor controls, 
through the DMA controller, the loading of the context words to context memory. These context 
words define the function and connectivity of the cells in the RC array. The processor also initiates 
the loading of the application data, such as image frames, from main memory to the frame buffer.  
This is also done through the DMA controller. Now that both configuration and application data are 
The link to the formal publication is via 
https://doi.org/10.1023/A:1020993510939  
 
 
ready, the TinyRISC processor instructs the RC array to start execution. The RC array performs the 
needed operation on the application data and writes it back to the frame buffer. The RC array loads 
new application data from the frame buffer and possibly new configuration data from context 
memory. Since the frame buffer is divided into two sets, new application data can be loaded into it 
without interrupting the operation of the RC array.  Configuration data is also loaded into context 
memory without interrupting RC array operation. This causes MorphoSys to achieve high speeds of 
execution [3]. 
 
 
3. RECONFIGURABLE DEVICE 
As stated earlier, the reconfigurable device in MorphoSys is the RC array divided into four 
quadrants.  It has the design and interconnection shown in Figure 2 [2]. The RC interconnection 
network is comprised of three hierarchical levels. The first layer provides a nearest neighbor 
connectivity that connects the RCs in a 2-D mesh. The second layer is an intra-quadrant connection 
that connects a specific RC to any other RC in its row or column in the same quadrant (a quadrant is 
a 4 by 4 group of cells in the RC array). The third layer is an inter-quadrant (or express lane) 
connection that carries data from any one cell (out of four) in a row (or column) of a quadrant to 
other cells in an adjacent quadrant but in the same row (or column) [4].  
 
 
 
Figure 2.   RC array interconnection. 
 
The context words present on context memory configure the function of the RCs as well as 
the interconnection, thus specifying where their input is from and where their output will be written 
[5]. MorphoSys is designed in a way where all the cells in the same row perform the same function 
and have the same connection scheme (in row context broadcast mode), or all the cells in the same 
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column perform the same function and have the same connections scheme (in column context 
broadcast mode). All the cells of a row or of a column share the same configuration word [5]. 
 
The reconfigurable cell is the basic programmable element in MorphoSys. Each 
reconfigurable cell (Figure 3) comprises five components: the ALU/Multiplier, the shift unit, the 
input multiplexers, a register file with four-bit registers, and the context register. There are 64 
reconfigurable cells arranged as an 8x8 matrix called the RC Array.  The ALU/Multiplier has four 
data input ports: two 16-bit ports receive data from the input multiplexers, one bit port takes data 
from the output register, and a bit port takes an immediate value in the context word. In addition to 
standard arithmetic and logical operations, the ALU/Multiplier can perform a multiply accumulate 
operation in a single cycle. The shift unit is also 32-bits wide. 
 
 
Figure 3.  Architecture of a reconfigurable cell. 
 
 
In the current MorphoSys prototype, the ALU-Multiplier operates only on signed numbers. 
However, several important applications such as data encryption/decryption involve multiplication 
of unsigned numbers. Therefore, the ALU-Multiplier will be extended for operation using both 
signed and unsigned values in the next implementation of MorphoSys.    
 
The input multiplexers (Figure 3) select one of several inputs for the ALU/Multiplier 
Multiplexer A selects one input from: (a) four nearest neighbors in the RC Array, or (b) other RCs in 
the same row/column within the same RC Array quadrant, or (c) the operand data bus, or (d) the 
internal register file. Multiplexer B selects one input from:  (a) three of the nearest neighbors, or (b) 
the operand bus, or (c) the register file. 
 
The context register provides control signals for the RC components through the context 
word. The bits of the context word directly control the input multiplexers the ALU/Multiplier and 
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the shift unit. The context word determines the destination of a result, which can be a register in the 
register file and/or the express lane (64-bit) buses. The context word also has a field for an immediate 
operand value. 
 
 
4. GEOMETRICAL TRANSFORMATIONS IN COMPUTER GRAPHICS 
 
Transformations are a fundamental part of computer graphics. Transformations are used to 
position, shape, and change viewing positions of objects, as well as change how they are viewed (e.g. 
the type of projection used). There are many types of two-dimensional transformations that one can 
perform; however, in this paper we will address: Translation and Scaling. These basic 
transformations can also be combined to obtain more complex transformations. Figure 4 shows the 
effects of some 2D transformations on an image. 
 
 
Figure 4.  Image tracking while applying different 2D transformations. 
 
 
A point p in 2D is represented by p(x, y) where x is the x-coordinate and y is the y-coordinate 
of p. 2D objects are often represented as a set of points (vertices), {P1,P2,...,Pn}, and an associated set 
of edges {e1,e2,...,em}. An edge is defined as a pair of points, e{Pi, Pj}. We can also represent points 
in vector/matrix notation as: 






=
y
x
P  
 
Translations 
 
  A translation can also be represented by a pair of numbers, t=(tx,ty) where tx is the change in 
the x-coordinate and ty is the change in y-coordinate. To translate the point p by t, we simply add to 
obtain the new (translated) point q(x’,y’) = p(x,y) + t(tx,ty). 
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  Figure 5 is an example of translation on a simple image. 
 
 
Figure 5.  Translation 
 
Scaling 
 
Matrices can easily represent scaling transformations. Let the scale matrix be “s”, and the 
new point “q”. 
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  Figure 6 is an example of scaling on a simple image. Both translation and scaling are 
transformations applied with respect to the origin. Therefore, Figure 6 shows an inherent translation 
when applying a scaling transformation.   
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Figure 6.  Scaling 
 
 
5. ALGORITHM MAPPING 
 
The main usage of the MorphoSys is, as any parallel processing system, to perform fast 
computations of algorithms that need a certain computational power requirement. Computer graphics 
algorithms represent one of these families. Computer graphics accelerators are the subject of much 
research. A basic part in computer graphics operations is geometrical transformations, which require 
fast computations of vector-vector operations and vector-scalar operations. The emphasis in this 
paper is the mapping of vector and scalar operations on the MorphoSys, e.g. vectors addition, 
subtraction, and multiplication by a scalar. These algorithms represent the core of many algorithms, 
especially, those used for translation and scaling in geometrical transformations. 
  
 5.1 TRANSFORMATION WITH VECTORS OPERATIONS 
 
Generally, a one-dimensional n-element vector has the form: ].....MMM[MM 1n210
T
−= . In our 
case of geometrical transformation, a vector U could be considered as the original coordinates, while 
a vector V could be considered as the corresponding translation values. Mapping an algorithm for 
addition, or any other operation, of the two vectors is done by first storing them in the Frame Buffer 
set “0” and set “1”. Then we can exploit the properties of the interconnection, where some contents 
of Frame Buffer set “0” are added to some contents of Frame Buffer set “1” and the result would be 
in columns 0-7 of the RC-array. Figure 7 shows the final output in the RC-array after running the 
algorithm of adding two 64-element vectors. 
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Columns Rows C0 C1 C2 C3 C4 C5 C6 C7 
R0 U0+V0 U8+V8 U16+V16 U24+V24 U32+V32 U40+V40 U48+V48 U56+V56 
R1 U1+V1 U9+V9 U17+V17 U25+V25 U33+V33 U41+V41 U49+V49 U57+V57 
R2 U2+V2 U10+V10 U18+V18 U26+V26 U34+V34 U42+V42 U50+V50 U58+V58 
R3 U3+V3 U11+V11 U19+V19 U27+V27 U35+V35 U43+V43 U51+V51 U59+V59 
R4 U4+V4 U12+V12 U20+V20 U28+V28 U36+V36 U44+V44 U52+V52 U60+V60 
R5 U5+V5 U13+V13 U21+V21 U29+V29 U37+V37 U45+V45 U53+V53 U61+V61 
R6 U6+V6 U14+V14 U22+V22 U30+V30 U38+V38 U46+V46 U54+V54 U62+V62 
R7 U7+V7 U15+V15 U23+V23 U31+V31 U39+V39 U47+V47 U55+V55 U63+V63 
Figure 7.  RC array contents after matrix addition 
 
For the MorphoSys to perform the required calculations, three sets of data must be first 
entered to the M1 chip. Firstly, the TinyRISC program that controls the functionality of the whole 
system. This code is placed in main memory (Figure 1) and handles all the operations that are not 
mapped onto the RC array such as data transfer. It also provides the RC array with which contexts it 
needs to run, what data to access as input, and where the output data is written. Secondly, the code 
for the RC array operation is called the context code.  This is written for either column mode or row 
mode or for both. It defines what operation each row or column is going to carry out, what input it 
takes, and where the output is to be stored. Finally, the data required for computations is stored in the 
Frame Buffer for later retrieval and use by the TinyRISC program. 
 
Let the desired function of the interconnection be: Out = A + B. Thus, the context word would 
be:  0000F400. This must be loaded into the column block of the context memory. Assume that vector 
U is stored in address 10,000hex of main memory, vector V stored in address 20,000hex and the context 
word stored in address 30,000hex. Then the answer will be stored back to address 40,000hex. The M1 
code and its discussion are provided in Table 1. 
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Table 1.  TinyRISC code for the uniform translation routine for a 64-element vector. 
 
0: ldui r1, 0x1; R1  10000hex.   Vector U is stored. 
1: ldfb r1, 0, 0, 16 ; FB  16 x 32 bits at set 0, bank A, address 0.  
2: add r0, r0, r0; No-operation.   
. . .  
33: ldui r1, 0x2; 
R1  20000hex.  
This is where vector V is stored. 
34: ldfb r1, 1, 0, 16; FB  16 x 32 bits at set 0, bank B, address 0. 
35: add r0, r0, r0; NOP 
. .   
66: ldui r3, 0x3; R3  30000hex. This is where the context word is stored in main memory. 
67: ldctxt r3, 0, 0, 0, 1; 
Load one context word from main memory starting at the address stored in 
register 3 into plane 0, block 0 and starting at word 0. 
68: add r0, r0, r0; NOP 
. . .  
71: ldui r4, 0x0; R4  00000hex. 
72: dbcdc r4, 0, 0, 0, 0, 0, 0; 
Double bank column broadcast.  It sends data from both banks address 0 in 
the frame buffer and broadcasts the context words column-wise.  It triggers 
the RC array to start execution of column 0 by the context word of address 
0 in the column block of context memory operating on data in set 0. Bank 
A starting at 0x0. Bank B starting at (0x0 + 0). 
73: ldli r4, 0x4 R4  4hex 
74: dbcdc r4, 0, 0, 1, 0, 0, 0x40; 
It sends data from both banks address 40hex in the frame buffer. Bank A 
starting at 0x40. Bank B starting at (0x4 + 0x0 = 0x40). 
75: ldli r4, 0x8 R4  8hex 
76: dbcdc r4, 0, 0, 2, 0, 0, 0x80; It sends data from both banks.  
77: ldli r4, 0xC R4  Chex 
78: dbcdc r4, 0, 0, 3, 0, 0, 0xC0; 
It sends data from both banks address C0hex in the frame buffer. Bank A 
starting at 0xC0. Bank B starting at (0xC + 0x0 = 0xC0). 
79: ldli r4, 0x10 R4  10hex 
80: dbcdc r4, 0, 0, 4, 0, 0, 0x100; 
It sends data from both banks address 100hex in the frame buffer. Bank A 
starting at 0x100. Bank B starting at (0x10 + 0x0 = 0x100). 
81: ldli r4, 0x14 R4  14hex 
82: dbcdc r4, 0, 0, 5, 0, 0, 0x140; 
It sends data from both banks address 140hex in the frame buffer. Bank A 
starting at 0x140. Bank B starting at (0x14 + 0x0 = 0x140). 
83: ldli r4, 0x18 R4  18hex 
84: dbcdc r4, 0, 0, 6, 0, 0, 0x180; It sends data from both banks. 
85: ldli r4, 0x1C R4  1Chex 
86: dbcdc r4, 0, 0, 7, 0, 0, 0x1C0; It sends data from both banks. 
87: wfbi 0, 0, 0, 1, 0x0; 
Write data back to the frame buffer from the output registers  
of column 0 into set 1, address 0. 
88: wfbi 1, 0, 0, 1, 0x40; of column 1 into set 1, address 64. 
89: wfbi 2, 0, 0, 1, 0x80; of column 2 into set 1, address 128. 
90: wfbi 3, 0, 0, 1, 0xC0; of column 3 into set 1, address 192. 
91: wfbi 4, 0, 0, 1, 0x100; of column 4 into set 1, address 256. 
92: wfbi 5, 0, 0, 1, 0x140; of column 5 into set 1, address 320. 
93: wfbi 6, 0, 0, 1, 0x180; of column 6 into set 1, address 384. 
94: wfbi 7, 0, 0, 1, 0x1C0; of column 7 into set 1, address 448. 
95: ldui r5, 0x4; R5  40000hex. 
96: stfb r1, 1, 0,10hex; 
Store data from frame buffer set 1, address 0 into main memory starting at 
address stored in reg1. 
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5.2. TRANSFORMATION WITH VECTORS & SCALARS OPERATIONS 
 
Consider an 8-element vector U.  
 
]UUUUUUUU[U 76543210
T =   
]cU....cU[cUWUcW 710
T ==   
For n-element vectors: ].....cUcUU[cW n10
T = . 
 
Mapping the algorithm for multiplication, or any other operation (arithmetic or logical), of a 
vector by a scalar, is done by first storing the vector in the Frame Buffer set “0”. Then we can exploit 
the properties of the interconnection, where some contents of the Frame Buffer set “0” are multiplied 
by a constant to be stored in the context word. Figure 8 shows the final output in the RC-array after 
running the algorithms of two 64-element vectors. 
Columns Rows C0 C1 C2 C3 C4 C5 C6 C7 
R0 c.U0 c.U8 c.U16 c.U24 c.U32 c.U40 c.U48 c.U56 
R1 c.U1 c.U9 c.U17 c.U25 c.U33 c.U41 c.U49 c.U57 
R2 c.U2 c.U10 c.U18 c.U26 c.U34 c.U42 c.U50 c.U58 
R3 c.U3 c.U11 c.U19 c.U27 c.U35 c.U43 c.U51 c.U59 
R4 c.U4 c.U12 c.U20 c.U28 c.U36 c.U44 c.U52 c.U60 
R5 c.U5 c.U13 c.U21 c.U29 c.U37 c.U45 c.U53 c.U61 
R6 c.U6 c.U14 c.U22 c.U30 c.U38 c.U46 c.U54 c.U62 
R7 c.U7 c.U15 c.U23 c.U31 c.U39 c.U47 c.U55 c.U63 
Figure 8.  RC array contents after multiplication by a scalar of a 64-element vector is performed 
 
The desired function of the interconnection is: Out (t+1) = c x A. Lets assume that the constant 
"c" has a value of 5hex. According to the internal bit assignment of the ALU control lines, the context 
word is:  00009005. This word must be loaded into the column block of the context memory. Assume 
that vector U is stored in address 30,000hex of main memory, and the context word stored in address 
40,000hex. Then the answer will be stored back to address 50,000hex. The M1 code and its discussion 
are provided in Table 2.  
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Table 2.  TinyRISC code for the uniform scaling routine of a 64-element vector or an 8x8 matrix. 
 
0: ldui r1, 0x1; R1  10000hex. This is where vector U is stored. 
1: ldfb r1, 0, 0, 16 ; FB  16 x 32 bits at set 0, bank A, address 0.  
2: Add r0, r0, r0; No-operation.   
. . .  
33: ldui r3, 0x3; R3  30000hex. This is where the context word is stored in main memory. 
34: ldctxt r3, 0, 0, 0, 1; 
Load one context word from main memory starting at the address stored 
in register 3 into plane 0, block 0 and starting at word 0. 
35: add r0, r0, r0; NOP 
. . .  
38: sbcb 1, 0, 0, 0, 0, 0, 0x0; 
Single bank column broadcast causing all the cells in the RC array to 
perform their operations specified by the context word in context memory 
starting with data from frame buffer, set 0, bank A, address offset 0. 
39: sbcb 1, 0, 0, 0, 0, 0, 0x40; It sends data from both banks address 40hex in FB. 
40: sbcb 1, 0, 0, 0, 0, 0, 0x80; It sends data from both banks address 80hex in FB. 
41: sbcb 1, 0, 0, 0, 0, 0, 0xC0; It sends data from both banks address C0hex in FB 
42: sbcb 1, 0, 0, 0, 0, 0, 0x100; It sends data from both banks address 100hex in the frame buffer. 
43: sbcb 1, 0, 0, 0, 0, 0, 0x140; It sends data from both banks address 140hex in the frame buffer. 
44: sbcb 1, 0, 0, 0, 0, 0, 0x180; It sends data from both banks address 180hex in the frame buffer. 
45: sbcb 1, 0, 0, 0, 0, 0, 0x1C0; It sends data from both banks address 1C0hex in the frame buffer. 
46: wfbi 0, 0, 0, 1, 0x0; 
Write data back to the frame buffer from the output registers  
of column 0 into set 1, address 0. 
47: wfbi 1, 0, 0, 1, 0x40; of column 1 into set 1, address 64. 
48: wfbi 2, 0, 0, 1, 0x80; of column 2 into set 1, address 128. 
49: wfbi 3, 0, 0, 1, 0xC0; of column 3 into set 1, address 192. 
50: wfbi 4, 0, 0, 1, 0x100; of column 4 into set 1, address 256. 
51: wfbi 5, 0, 0, 1, 0x140; of column 5 into set 1, address 320. 
52: wfbi 6, 0, 0, 1, 0x180; of column 6 into set 1, address 384. 
53: wfbi 7, 0, 0, 1, 0x1C0; of column 7 into set 1, address 448. 
54: ldui r5, 0x4; R5  40000hex. 
55: stfb r1, 1, 0, 10hex; 
Store data from frame buffer set 1, address 0 into main memory starting at 
address stored in reg1. 
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5.3. ROTATION TRANSFORMATIONS 
 
Rotation and composite transformations represent two other kinds of graphics geometrical 
transformations. Both transformations are mapped onto the MorphoSys as a matrix multiplication 
operation [8]. Results are presented in the following section. Multiplying matrix A with matrix B 
would mean multiplying row one (r1) of A with column one of B and then adding their results yielding 
(c11) of the result matrix C. The multiplication with (r1) is repeated to all columns of B yielding (c2 .. 
cn). Then, (r2) of A repeats the same multiplication with all columns of B. This algorithm is repeated 
until the last row in A.  
 
Matrices A, B, and C are dense matrices. The matrix-matrix multiplication involves O(n3) 
operations on a single processing plat form, since for each element Cij of C, we must compute 
=
−
=
1
0
N
k kjikij BAC . This simple Algorithm is mapped onto the M1 RC-Array as follows: The contents 
of matrix A are passed row by row through the context words, thus, stored in the context memory for 
later retrieval and manipulation by the reconfigurable cells. The contents of matrix B are broadcasted 
also row by row to the columns of the RC array. The multiplication stage (row x column) is done by 
using the CMUL (constant-multiply) ALU operation where Out (t) = AxB; which is the required 
computation. Note that CMUL is a vector-scalar operation discussed in [7]. 
 
 
6. PERFORMANCE ANALYSIS 
 
Performance evaluation and comparisons are made among the mappings already suggested. 
This performance is based on the speed of execution of the algorithms. The MorphoSys M1 system 
is operational at a frequency of 100 MHz. After obtaining the results of the mapped algorithms onto 
the M1 system, a comparison is done with the mapping of the algorithms onto single-processor 
systems namely the Intel 80386 and 80486. These processors where chosen as they are comparable 
in CPU speed to the M1 system.  Note that the instructions used are upward compatible with later 
versions of the Intel processors.  
 
6.1. PERFORMANCE OF THE TRANSLATION ALGORITHMS 
 
The code using the Intel Instruction set is shown in Table 3. The comparisons between the 
three different processing systems are shown in Figures 9-12. These figures clearly show the 
superiority of MorphoSys over the other suggested processors. The number of elements per cycle for 
the 8-element vector-vector translation algorithms yielded the following ratios (in elements/cycle) on 
the M1, 80386, and the 80486: 0.38, 0.036, and 0.088 respectively. For the case of 64-element vectors 
it yielded: 0.667, 0.036, and 0.083 respectively. Therefore, the performance of M1 compared to the 
80486/386 is superior with respect to the number elements that can be processed per cycle. 
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Table 3.  Code and analysis of vector-vector algorithms, used for translation, using the Intel 
80386, and 80486 instructions set. 
 
    Clocks 
Label   Description 80486 80386 
 MOV SP, V1_Loc SP  Location of V1 in memory.   1T 2T 
 MOV BP, V2_Loc BP  Loc. of V2 in memory. 1T 2T 
 MOV DI, Result_Loc SP  Loc. of the result in mem. 1T 2T 
 MOV SI, Count_Value 
SI  Value to count down. 8 for Algorithm 
in table. And 64 for the algorithm in table. 
1T 2T 
AA: MOV AX, [SP] Get value addressed by the SP 1T 4T 
 MOV BX, [BP] Get value addressed by BP reg. 1T 4T 
 ADD AX, BX AX  AX + BX. 1T 2T 
 MOV [DI], AX 
Store the value in AX in the memory location 
addressed by DI register. 
1T 2T 
 INC SP Get next element of V1. 1T 2T 
 INC BP Get next element of V2. 1T 2T 
 INC DI Increment the destination. 1T 2T 
 DEC SI Decrement the counter. 1T 2T 
 JNZ AA Jump if not finished to label AA. 3/1T 7/3T 
Calculations 
TOTAL Time States   
For an 8-element vector 90T 220T 
For a 64-element vector 769T 1723T 
Frequency 100MHz 40MHz 
For an 8-element vector 0.9μs 5.5μs 
For a 64-element vector 7.69μs 43.075μs 
   
Elements Per Cycle   
For an 8-element vector 0.088 0.036 
For a 64-element vector 0.083 0.037 
   
Cycles Per Elements   
For an 8-element vector 11.36 27.5 
For a 64-element vector 12 26.9 
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Figure 9.  Comparison wrt number of cycles taken to run the 8-element vector-vector translation 
algorithm. 
 
 
Figure 10.  Comparison wrt number of cycles taken to run the 64-element vector-vector translation 
algorithm. 
 
 
 
Figure 11.  Comparison wrt number of cycles/element to run the 8-element vector-vector translation 
algorithm. 
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Figure 12. Comparison wrt number of cycles/element to run the 64-element vector-vector 
translation algorithm. 
 
 
6.2 PERFORMANCE OF THE SCALING ALGORITHMS 
 
The code using the Intel Instruction set is shown in Table 4. The comparisons between the 
three different processing systems are shown in Figures 13-16. These figures also clearly show the 
superiority of the MorphoSys over the other processor. The number of elements per cycle for the 8-
element vector-vector translation algorithms yielded the following ratios (in elements/cycles) on the 
M1, 80386, and the 80486: 0.57, 0.046, and 0.108 respectively. For the case of 64-element vectors it 
yielded: 1.16, 0.046, and 0.11 respectively. Accordingly, the performance of M1 compared to the 
80486/386 is superior with respect to the number elements that can be processed per cycle. 
 
 
Figure 13.  Comparison wrt number of cycles to run the 8-element vector-scalar scaling algorithm. 
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Table 4. Code and analysis of vector-scalar algorithms, used for scaling, using the Intel 80386 
and 80486 instructions set. 
 
    Clocks 
Label   Description 80486 80386 
 MOV SP, V1_Loc SP  Location of V1 in mem.   1T 2T 
 MOV BP, Constant BP  Constant Scalar 1T 2T 
 MOV DI, Result_Loc SP  Loc of the result in mem. 1T 2T 
 MOV SI, Count_Value 
SI  Value to count down. 8 
for Algorithm in table1. And 64 
for that in table2. 
1T 2T 
AA: MOV AX, [SP] 
Get the vector element 
addressed by the SP register. 
1T 4T 
 ADD AX, BP AX  AX + Constant. 1T 2T 
 MOV [DI], AX 
Store the value in AX in the 
memory location addressed by 
DI reg. 
1T 2T 
 INC SP Get next element of V1. 1T 2T 
 INC DI Increment the destination. 1T 2T 
 DEC SI Decrement the counter. 1T 2T 
 JNZ AA 
Jump of not finished to label 
AA. 
3/1T 7/3T 
Calculations 
TOTAL Time States   
For an 8-element vector 74T 172T 
For a 64-element vector 578T 1348T 
Frequency 100MHz 40MHz 
For an 8-element vector 0.74μs 4.3μs 
For a 64-element vector 5.78μs 33.7μs 
   
Elements Per Cycle   
For an 8-element vector 0.108 0.046 
For a 64-element vector 0.11 0.047 
   
Cycles Per Elements   
For an 8-element vector 9.25 21.7 
For a 64-element vector 9.03 21.2 
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Figure 14. Comparison wrt number of cycles taken to run the 64-element vector-scalar scaling 
algorithm. 
 
 
Figure 15. Comparison wrt number of cycles/element to run the 8-element vector-scalar scaling 
algorithm 
 
 
Figure 16.  Comparison wrt number of cycles/element to run the 64-element vector-scalar scaling 
algorithm. 
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7. ANALYSIS OF RESULTS 
Results in Table 5 show the superiority of the addressed RC-system the M1 over the other 
suggested systems. This is clearly indicated by the speedup factor that reached 24 in some cases. On 
the other hand, the major issue is not only comparing the suggested algorithms with other systems 
running the same algorithm, but it is the trials to find and tune the best possible algorithm mapping 
that gives the most favourable performance using this state-of-the-art reconfigurable M1 system. The 
speedup factors, shown in Table 5, are the ratios of the number of execution cycles of the M1 over 
the other systems. The discussed findings are part of a complete graphics acceleration library using 
the M1 reconfigurable system.  
 
Table 5.  Comparisons between different algorithms and systems. Clock speeds for the 
80386,80486, and Pentium are: 40, 100, and 133MHz respectively. 
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Vector-Vector Operations (Translation) 
M1 
64 
96  0.96 0.667 1.5 
80486 769 8.01 7.69 0.083 12 
80386 1723 17.94 43.075 0.037 26.9 
Vector-Scaling Operations (Scaling) 
M1 
64 
55  0.55 1.16 0.859 
80486 578 10.51 5.78 0.047 9.03 
80386 1348 24.51 33.7 0.11 21.2 
General Composite Algorithm I Using 
Matrix Algorithm (Rotation) 
M1 
64 
256  2.56 0.25 4 
Pentium 10151 39.65 76.32 0.006 158.6 
80486 27038 105.62 270.38 0.002 422.4 
General Composite Algorithm II Using 
Matrix Algorithm (Rotation) 
M1 
16 
70  0.7 0.228 4.375 
Pentium 1328 18.97 9.98 0.012 83 
80486 3354 47.91 33.54 0.0047 209.6 
Vector-Vector Operations (Translation) 
M1 
8 
21  0.21 0.38 2.625 
80486 90 4.29 0.9 0.088 11.36 
80386 220 10.48 5.5 0.036 27.5 
Vector-Scaling Operations (Scaling) 
M1 
8 
14  0.14 0.57 1.75 
80486 74 5.28 0.74 0.108 9.25 
80386 172 12.29 4.3 0.46 21.7 
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8. CONCLUSION 
 
The MorphoSys RC system has been utilized for different areas of application. With computer 
graphics computationally intensive algorithms, the M1 system has been used in image processing, 
graphics acceleration for animation, and currently with geometrical transformations. In this paper, 
new mapping techniques for some linear algebraic functions are recalled [6-7]. A new justification 
is introduced dealing with geometrical transformations operations and their performance analysis 
under MorphoSys is proposed. These operations could be addition, subtraction or other operation 
supported in the MorphoSys processing elements (RC array). The speed of this mapping is calculated 
for different vectors and for different number of elements. The results compared with other 
processing systems. The M1 system yielded a speedup (with respect to number of cycles needed) of 
8 and 10.5 for the 64-element translation and scaling algorithms respectively, as well as a speedup of 
around 37 for the 64-element rotation algorithm compared with the 80486. Finally, effort could be 
invested in trying to map other algorithms that make use of the mapped ones for more advanced 
algorithms for computer graphics.  
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